Dynamically Restructurable Fault-Tolerant Processor Network Architectures
From MaRDI portal
Publication:3347791
DOI10.1109/TC.1985.1676583zbMath0558.94019MaRDI QIDQ3347791
Publication date: 1985
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
binary tree; modular network; distributed system; circuit switching; parallel system; packet switching; dynamic processing; fault- tolerant multiprocessor networks; self-routing
94C15: Applications of graph theory to circuits and networks
68N25: Theory of operating systems
68N99: Theory of software
Related Items
Upper bounds on the connection probability for 2-D meshes and tori, Nonplanar switchable arrays, Chordal rings as fault-tolerant loops, A depth-first search routing algorithm for star graphs and its performance evaluation, IEH graphs. A novel generalization of hypercube graphs, Incrementally extensible hypercube networks and their fault tolerance, Balanced computation of two-dimensional transforms on a tree machine, Theg-network and its inherent fault tolerant properties