Implementation of the AES-128 on Virtex-5 FPGAs (Q3506369): Difference between revisions
From MaRDI portal
Set OpenAlex properties. |
ReferenceBot (talk | contribs) Changed an Item |
||
Property / cites work | |||
Property / cites work: Q4797794 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: AES on FPGA from the Fastest to the Smallest / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: A Very Compact S-Box for AES / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Cryptographic Hardware and Embedded Systems - CHES 2004 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q4797785 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q4786104 / rank | |||
Normal rank |
Latest revision as of 11:55, 28 June 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | Implementation of the AES-128 on Virtex-5 FPGAs |
scientific article |
Statements
Implementation of the AES-128 on Virtex-5 FPGAs (English)
0 references
13 June 2008
0 references