AES on FPGA from the Fastest to the Smallest (Q3522144)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 5317697
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | AES on FPGA from the Fastest to the Smallest |
scientific article; zbMATH DE number 5317697 |
Statements
AES on FPGA from the Fastest to the Smallest (English)
0 references
29 August 2008
0 references
advanced encryption standard (AES)
0 references
field programmable gate array (FPGA)
0 references
finite field
0 references
design exploration
0 references
high throughput
0 references
pipelined
0 references
low area
0 references
application specific instruction processor (ASIP)
0 references
0.8288406133651733
0 references
