Design constraints for third-order PLL nodes in master-slave clock distribution networks (Q720170): Difference between revisions
From MaRDI portal
Set OpenAlex properties. |
ReferenceBot (talk | contribs) Changed an Item |
||
Property / cites work | |||
Property / cites work: All-pole phase-locked loops: calculating lock-in range by using Evan's root-locus / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Models for master-slave clock distribution networks with third-order phase-locked loops / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Fast projection methods for minimal design problems in linear system theory / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Nonlinear oscillations, dynamical systems, and bifurcations of vector fields / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q3157814 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q4692840 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Nonlinear control systems: An introduction / rank | |||
Normal rank |
Revision as of 12:31, 4 July 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | Design constraints for third-order PLL nodes in master-slave clock distribution networks |
scientific article |
Statements
Design constraints for third-order PLL nodes in master-slave clock distribution networks (English)
0 references
13 October 2011
0 references
phase-locked loop
0 references
second-order filter
0 references
synchronization
0 references
stability
0 references
0 references