Technology mapping and placement for delay-minimization in LUT-based FPGA design (Q1288423): Difference between revisions
From MaRDI portal
Changed an Item |
Set profile property. |
||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
Latest revision as of 02:48, 5 March 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Technology mapping and placement for delay-minimization in LUT-based FPGA design |
scientific article |
Statements
Technology mapping and placement for delay-minimization in LUT-based FPGA design (English)
0 references
11 May 1999
0 references
FPGA
0 references
minimum delay mapped circuit
0 references
