Design constraints for third-order PLL nodes in master-slave clock distribution networks (Q720170): Difference between revisions
From MaRDI portal
Set profile property. |
Set OpenAlex properties. |
||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1016/j.cnsns.2009.09.039 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2092361954 / rank | |||
Normal rank | |||
Revision as of 20:30, 19 March 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Design constraints for third-order PLL nodes in master-slave clock distribution networks |
scientific article |
Statements
Design constraints for third-order PLL nodes in master-slave clock distribution networks (English)
0 references
13 October 2011
0 references
phase-locked loop
0 references
second-order filter
0 references
synchronization
0 references
stability
0 references
