Hardware reduction for LUT-based Mealy FSMs (Q1797893): Difference between revisions

@@ Property / cites work @@
+Q4299634
@@ Property / cites work: Q4299634 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4678097
@@ Property / cites work: Q4678097 / rank @@
+Normal rank
@@ Property / cites work @@
+Logic synthesis for compositional microprogram control units
+Normal rank
@@ Property / cites work @@
+Structural decomposition as a tool for the optimization of an FPGA-based implementation of a Mealy FSM
+Normal rank
@@ Property / cites work @@
+Finite state machine logic synthesis for complex programmable logic devices
+Normal rank
@@ Property / cites work @@
+Q4332902
@@ Property / cites work: Q4332902 / rank @@
+Normal rank
@@ Property / cites work @@
+Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs
+Normal rank
@@ Property / cites work @@
+Minimum energy control of descriptor fractional discrete-time linear systems with two different fractional orders
+Normal rank
@@ Property / cites work @@
+Q2770065
@@ Property / cites work: Q2770065 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4407361
@@ Property / cites work: Q4407361 / rank @@
+Normal rank