New lower bound techniques for VLSI (Q3950484): Difference between revisions
From MaRDI portal
ReferenceBot (talk | contribs) Changed an Item |
Set OpenAlex properties. |
||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1007/bf01744433 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2066782398 / rank | |||
Normal rank | |||
Latest revision as of 10:01, 30 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | New lower bound techniques for VLSI |
scientific article |
Statements
New lower bound techniques for VLSI (English)
0 references
1984
0 references
crossing number
0 references
wire area
0 references
layout area
0 references
maximum edge length
0 references
N-node planar graph
0 references
area-efficient chip layouts
0 references
bisection width
0 references
graph embedding
0 references
mesh of trees
0 references
parallel computation
0 references
separator
0 references
Thompson grid model
0 references
tree of meshes
0 references
very large scale integration
0 references
wire length
0 references
