A Regular Layout for Parallel Adders (Q3934311): Difference between revisions
From MaRDI portal
Set profile property. |
Set OpenAlex properties. |
||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1109/tc.1982.1675982 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2168543008 / rank | |||
Normal rank | |||
Latest revision as of 10:38, 30 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A Regular Layout for Parallel Adders |
scientific article |
Statements
A Regular Layout for Parallel Adders (English)
0 references
1982
0 references
VLSI architecture
0 references
area-time complexity
0 references
carry lookahead
0 references
circuit design
0 references
combinational logic
0 references
models of computation
0 references
parallel addition
0 references
parallel polynomial evaluation
0 references
prefix computation
0 references
