FPGA and ASIC implementations of the \(\eta _T\) pairing in characteristic three (Q962585): Difference between revisions
From MaRDI portal
Set OpenAlex properties. |
Normalize DOI. |
||
| Property / DOI | |||
| Property / DOI: 10.1016/j.compeleceng.2009.05.001 / rank | |||
| Property / DOI | |||
| Property / DOI: 10.1016/J.COMPELECENG.2009.05.001 / rank | |||
Normal rank | |||
Latest revision as of 10:11, 10 December 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | FPGA and ASIC implementations of the \(\eta _T\) pairing in characteristic three |
scientific article |
Statements
FPGA and ASIC implementations of the \(\eta _T\) pairing in characteristic three (English)
0 references
7 April 2010
0 references
Tate pairing
0 references
\(\eta _T\) pairing
0 references
elliptic curve cryptography
0 references
finite field arithmetic
0 references
hardware accelerator
0 references
