FPGA based high performance double-precision matrix multiplication (Q987759)

From MaRDI portal
Revision as of 01:48, 3 July 2024 by ReferenceBot (talk | contribs) (‎Changed an Item)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article
Language Label Description Also known as
English
FPGA based high performance double-precision matrix multiplication
scientific article

    Statements

    FPGA based high performance double-precision matrix multiplication (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    13 August 2010
    0 references
    high performance computing
    0 references
    matrix multiplication
    0 references
    rank-1 scheme
    0 references
    FPGA implementation
    0 references
    memory-bandwidth trade-off
    0 references
    scalability
    0 references

    Identifiers