FPGA based high performance double-precision matrix multiplication (Q987759)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 5770551
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | FPGA based high performance double-precision matrix multiplication |
scientific article; zbMATH DE number 5770551 |
Statements
FPGA based high performance double-precision matrix multiplication (English)
0 references
13 August 2010
0 references
high performance computing
0 references
matrix multiplication
0 references
rank-1 scheme
0 references
FPGA implementation
0 references
memory-bandwidth trade-off
0 references
scalability
0 references
0.7525902986526489
0 references
0.7307373285293579
0 references
0.7247162461280823
0 references
