Schedulability-driven communication synthesis for time triggered embedded systems (Q1770588)

From MaRDI portal
Revision as of 08:33, 1 February 2024 by Import240129110113 (talk | contribs) (Added link to MaRDI item.)
scientific article
Language Label Description Also known as
English
Schedulability-driven communication synthesis for time triggered embedded systems
scientific article

    Statements

    Schedulability-driven communication synthesis for time triggered embedded systems (English)
    0 references
    0 references
    0 references
    0 references
    7 April 2005
    0 references
    0 references
    hard real-time systems
    0 references
    distributed embedded systems
    0 references
    time-triggered protocol
    0 references
    schedulability analysis
    0 references
    bus access optimization
    0 references