Modular deductive verification of multiprocessor hardware designs (Q1702892)

From MaRDI portal
Revision as of 05:23, 5 March 2024 by Import240304020342 (talk | contribs) (Set profile property.)
scientific article
Language Label Description Also known as
English
Modular deductive verification of multiprocessor hardware designs
scientific article

    Statements

    title
    Modular deductive verification of multiprocessor hardware designs (English)
    0 references
    author
    Adam Chlipala
    0 references
    Arvind
    0 references
    Nirav Dave
    0 references
    publication date
    1 March 2018
    0 references

    Identifiers

    zbMATH DE Number
    6845628
    0 references
     
    Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Item:Q1702892&oldid=26431404"
    Powered by MediaWiki