A strategic timing of arrivals to a linear slowdown processor sharing system

From MaRDI portal
Revision as of 02:29, 30 January 2024 by Import240129110155 (talk | contribs) (Created automatically from import240129110155)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Publication:323554

DOI10.1016/J.EJOR.2016.05.033zbMath1346.68044arXiv1508.03420OpenAlexW2248258572MaRDI QIDQ323554

Liron Ravner, Moshe Haviv, Hai L. Vu

Publication date: 7 October 2016

Published in: European Journal of Operational Research (Search for Journal in Brave)

Full work available at URL: https://arxiv.org/abs/1508.03420






Related Items (3)




Cites Work




This page was built for publication: A strategic timing of arrivals to a linear slowdown processor sharing system