A single-machine, single-wafer-processing, multiple-lots-per-carrier scheduling problem to minimize the sum of lot completion times

From MaRDI portal
Revision as of 07:21, 1 February 2024 by Import240129110113 (talk | contribs) (Created automatically from import240129110113)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Publication:1762129

DOI10.1016/J.COR.2011.08.012zbMath1251.90184OpenAlexW2033097765MaRDI QIDQ1762129

Ming Cheng, Li-Xin Wang, Sarin, Subhash C.

Publication date: 15 November 2012

Published in: Computers \& Operations Research (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.cor.2011.08.012




Related Items (2)


Uses Software



Cites Work




This page was built for publication: A single-machine, single-wafer-processing, multiple-lots-per-carrier scheduling problem to minimize the sum of lot completion times