Implementation of the AES-128 on Virtex-5 FPGAs
From MaRDI portal
Publication:3506369
DOI10.1007/978-3-540-68164-9_2zbMath1142.94335WikidataQ58765281 ScholiaQ58765281MaRDI QIDQ3506369
Jean-Jacques Quisquater, Gael Rouvroy, Pascal Pellegrin, Philippe Bulens, François-Xavier Standaert
Publication date: 13 June 2008
Published in: Progress in Cryptology – AFRICACRYPT 2008 (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-540-68164-9_2
94A60: Cryptography
Related Items
Resource efficient implementation of \(T\)-boxes in AES on virtex-5 FPGA, Spin me right round rotational symmetry for FPGA-specific AES: extended version
Cites Work