Efficient VLSI array processing structures for adaptive quadratic digital filters (Q1102251)

From MaRDI portal
Revision as of 14:40, 20 February 2024 by RedirectionBot (talk | contribs) (‎Changed an Item)
scientific article
Language Label Description Also known as
English
Efficient VLSI array processing structures for adaptive quadratic digital filters
scientific article

    Statements

    Efficient VLSI array processing structures for adaptive quadratic digital filters (English)
    0 references
    0 references
    0 references
    0 references
    1988
    0 references
    The paper develops efficient structures for adaptive quadratic filters based on the LMS algorithm, using the adaptive direct form and the rank compressed LU decomposition method. The structures exhibit high parallelism, as well as modularity and regularity. They have been mapped into VLSI parallel pipeline (PP) and systolic array (SA) processing implementations, and have been evaluated for costs (in bits) and data throughput delay. Implementations have also been compared with direct and truly distributed arithmetic (DA) implementations. It was found out that DA implementation requires less cost and achieves less data throughput delay than the SA processing structure, based on LU decomposition. Generally, a DA structure is more complex in system design than an SA one. Finally, the adaptive quadratic filter structures have been tested for convergence, using two different benchmark examples.
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    adaptive quadratic filters
    0 references
    LMS algorithm
    0 references
    VLSI parallel pipeline
    0 references
    systolic array
    0 references
    costs
    0 references
    data throughput delay
    0 references