Performance of a new split digital phase lock loop in additive wideband Gaussian noise (Q2874388)

From MaRDI portal
Revision as of 21:00, 29 February 2024 by SwMATHimport240215 (talk | contribs) (‎Changed an Item)
scientific article
Language Label Description Also known as
English
Performance of a new split digital phase lock loop in additive wideband Gaussian noise
scientific article

    Statements

    Performance of a new split digital phase lock loop in additive wideband Gaussian noise (English)
    0 references
    0 references
    0 references
    0 references
    30 January 2014
    0 references
    digitally controlled oscillator (DCO)
    0 references
    digital phase lock loop (DPLL)
    0 references
    split-loop DPLL
    0 references
    noise bandwidth
    0 references
    DCO with phase modulation
    0 references
    signal-to-noise ratio (SNR)
    0 references
    BER
    0 references
    field programmable gate array (FPGA)
    0 references
    0 references
    0 references
    0 references
    0 references

    Identifiers