A Regular Layout for Parallel Adders (Q3934311)

From MaRDI portal
Revision as of 10:38, 30 July 2024 by Openalex240730090724 (talk | contribs) (Set OpenAlex properties.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article
Language Label Description Also known as
English
A Regular Layout for Parallel Adders
scientific article

    Statements

    title
    A Regular Layout for Parallel Adders (English)
    0 references
    author
    Richard P. Brent
    0 references
    H. T. Kung
    0 references
    publication date
    1982
    0 references
    zbMATH Keywords
    VLSI architecture
    0 references
    area-time complexity
    0 references
    carry lookahead
    0 references
    circuit design
    0 references
    combinational logic
    0 references
    models of computation
    0 references
    parallel addition
    0 references
    parallel polynomial evaluation
    0 references
    prefix computation
    0 references

    Identifiers

    zbMATH DE Number
    3750865
    0 references
    Wikidata QID
    Q55953421
    0 references
    OpenAlex ID
    W2168543008
    0 references
     
    Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Item:Q3934311&oldid=37318547"
    Powered by MediaWiki