Implementing a chaotic cryptosystem in a 64-bit embedded system by using multiple-precision arithmetic (Q783495)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Implementing a chaotic cryptosystem in a 64-bit embedded system by using multiple-precision arithmetic |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Implementing a chaotic cryptosystem in a 64-bit embedded system by using multiple-precision arithmetic |
scientific article |
Statements
Implementing a chaotic cryptosystem in a 64-bit embedded system by using multiple-precision arithmetic (English)
0 references
4 August 2020
0 references
chaotic cryptography
0 references
digital degradation
0 references
floating-point arithmetic
0 references
arbitrary precision arithmetic
0 references
embedded system
0 references
0 references
0 references
0 references
0 references
