AES on FPGA from the Fastest to the Smallest (Q3522144)

From MaRDI portal
Revision as of 11:00, 12 October 2023 by Importer (talk | contribs) (‎Created a new Item)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article
Language Label Description Also known as
English
AES on FPGA from the Fastest to the Smallest
scientific article

    Statements

    AES on FPGA from the Fastest to the Smallest (English)
    0 references
    0 references
    0 references
    29 August 2008
    0 references
    advanced encryption standard (AES)
    0 references
    field programmable gate array (FPGA)
    0 references
    finite field
    0 references
    design exploration
    0 references
    high throughput
    0 references
    pipelined
    0 references
    low area
    0 references
    application specific instruction processor (ASIP)
    0 references

    Identifiers