A Hardware Architecture for Dynamic Performance and Energy Adaptation

DOI10.1007/3-540-36612-1_3MaRDI QIDQ4707630zbMATH OpenOpenAlexFDO

Authors Phillip Stanley-Marbell, Ulrich Kremer, Michael S. Hsiao

Publication date 11 June 2003

Published in Power-Aware Computer Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-36612-1_3

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Computer system organization (68M99) Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 1690168
• Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware
• Dynamic speed scaling minimizing expected energy consumption for real-time tasks
• scientific article; zbMATH DE number 2017348

Cited in

(3)

• scientific article; zbMATH DE number 1690168 (Why is no real title available?)
• Single Region vs. Multiple Regions: A Comparison of Different Compiler-Directed Dynamic Voltage Scheduling Approaches
• scientific article; zbMATH DE number 2087756 (Why is no real title available?)

This page was built for publication: A Hardware Architecture for Dynamic Performance and Energy Adaptation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4707630)