A JPEG chip for image compression and decompression

DOI10.1023/A:1023383820503MaRDI QIDQ1405526zbMATH OpenFDO

Authors Sung-Hsien Sun, Shie-Jue Lee

Publication date 25 August 2003

Published in Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/A:1023383820503

zbMATH Keywords

CAD toolsFPGAimage compression/decompressionstandard cell designVHDLVLSI chip

Mathematics Subject Classification ID

Computing methodologies for image processing (68U10)

Recommendations

• Demonstrating real-time JPEG image compression-decompression using standard component IP cores on a programmable logic based platform for DSP and image processing
• scientific article; zbMATH DE number 1941103
• scientific article; zbMATH DE number 1241150
• Low-delay parallel architecture for fractal image compression
• Improved algorithm for RDO in JPEG2000 encoder and its IC design

Cited in

(2)

• scientific article; zbMATH DE number 1941103 (Why is no real title available?)
• Demonstrating real-time JPEG image compression-decompression using standard component IP cores on a programmable logic based platform for DSP and image processing

This page was built for publication: A JPEG chip for image compression and decompression

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1405526)