A Mixed-Mode Polynomial Cellular Array Processor Hardware Realization

DOI10.1109/TCSI.2003.822550MaRDI QIDQ5362905zbMATH OpenFDO

Authors Mika Laiho, Ari Paasio, Asko Kananen, K. A. I. Halonen

Publication date 4 October 2017

Published in IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TCSI.2003.822550

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• scientific article; zbMATH DE number 1830915
• High-Performance Modular Multiplication on the Cell Processor
• Polymorphic arrays: A novel VLSI layout for systolic computers
• Systolic VLSI Arrays for Polynomial GCD Computation
• scientific article; zbMATH DE number 3902029
• Systolic architectures for polynomial and polynomial matrix manipulations

This page was built for publication: A Mixed-Mode Polynomial Cellular Array Processor Hardware Realization

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5362905)