A tool for activity estimation in FPGAs

DOI10.1007/3-540-46117-5_36MaRDI QIDQ4407360zbMATH OpenFDO

Authors Elias Todorovich, M. Gilabert, Gustavo D. Sutter, Sergio Lopez-Buedo, Eduardo Boemo

Publication date 29 June 2003

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2438/24380340.htm, http://hdl.handle.net/10486/667005

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• A flexible power model for FPGAs
• Rapid and reliable routability estimation for FPGAs
• fGREP -- fast generic routing demand estimation for placed FPGA circuits
• Static profile-driven compilation for FPGAs
• Placing, routing, and editing virtual FPGAs

Cited in

(3)

• Models for architectural power and power grid noise analysis on data bus
• Rapid and reliable routability estimation for FPGAs
• A flexible power model for FPGAs

This page was built for publication: A tool for activity estimation in FPGAs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4407360)