A vector quantization algorithm suitable for VLSI implementation
From MaRDI portal
Recommendations
Cited in
(11)- Parallel codebook design for vector quantization on a message passing MIMD architecture
- An efficient fast encoding algorithm for vector quantization
- Fast encoding algorithm for vector quantization based on subvector \(L_{2}\)-norm
- A Generalized Dictionary Machine for VLSI
- A VLSI algorithm for computing the Euclidean norm of a 3D vector
- A hardware processor for implementing the pyramid vector quantizer
- scientific article; zbMATH DE number 5506905 (Why is no real title available?)
- Systolic architectures for vector quantization
- scientific article; zbMATH DE number 1054943 (Why is no real title available?)
- scientific article; zbMATH DE number 1849134 (Why is no real title available?)
- Scalable linear array architecture with data-driven control for ultrahigh-speed vector quantization
This page was built for publication: A vector quantization algorithm suitable for VLSI implementation
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1593111)