Accelerating BLAS and LAPACK via efficient floating point architecture design

DOI10.1142/S0129626417500062MaRDI QIDQ5087834zbMATH OpenFDO

Authors Farhad Merchant, A. Chattopadhyay, Soumyendu Raha, S. K. Nandy, Ranjani Narayan

Publication date 4 July 2022

Published in Parallel Processing Letters (Search for Journal in Brave)

Full work available at URL https://arxiv.org/abs/1610.08705

zbMATH Keywords

floating point unithigh-performance computinginstruction level parallelismparallel computingpower-performance trade-offs

Mathematics Subject Classification ID

Numerical linear algebra (65Fxx) Parallel numerical computation (65Y05) Numerical algorithms for specific classes of architectures (65Y10)

Abstract: Basic Linear Algebra Subprograms (BLAS) and Linear Algebra Package (LAPACK) form basic building blocks for several High Performance Computing (HPC) applications and hence dictate performance of the HPC applications. Performance in such tuned packages is attained through tuning of several algorithmic and architectural parameters such as number of parallel operations in the Directed Acyclic Graph of the BLAS/LAPACK routines, sizes of the memories in the memory hierarchy of the underlying platform, bandwidth of the memory, and structure of the compute resources in the underlying platform. In this paper, we closely investigate the impact of the Floating Point Unit (FPU) micro-architecture for performance tuning of BLAS and LAPACK. We present theoretical analysis for pipeline depth of different floating point operations like multiplier, adder, square root, and divider followed by characterization of BLAS and LAPACK to determine several parameters required in the theoretical framework for deciding optimum pipeline depth of the floating operations. A simple design of a Processing Element (PE) is presented and shown that the PE outperforms the most recent custom realizations of BLAS and LAPACK by 1.1X to 1.5X in Gflops/W, and 1.9X to 2.1X in Gflops/mm^2.

Recommendations

• scientific article; zbMATH DE number 819139
• A parallel block implementation of Level-3 BLAS for MIMD vector processors
• FPGA based high performance double-precision matrix multiplication
• BLIS: a framework for rapidly instantiating BLAS functionality
• Design, implementation and testing of extended and mixed precision BLAS

Cites work

• Algorithm, Architecture, and Floating-Point Unit Codesign of a Matrix Factorization Accelerator
• Exploiting fast matrix multiplication within the level 3 BLAS
• LAPACK Users' Guide

Cited in

(1)

• Blendenpik: Supercharging LAPACK's Least-Squares Solver

Describes a project that uses

Uses Software

• LAPACK
• BLAS
• Caffe

This page was built for publication: Accelerating BLAS and LAPACK via efficient floating point architecture design

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5087834)