Accelerating BLAS and LAPACK via efficient floating point architecture design (Q5087834)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 7552454
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Accelerating BLAS and LAPACK via efficient floating point architecture design |
scientific article; zbMATH DE number 7552454 |
Statements
Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design (English)
0 references
4 July 2022
0 references
parallel computing
0 references
instruction level parallelism
0 references
power-performance trade-offs
0 references
high-performance computing
0 references
floating point unit
0 references
0.7266007661819458
0 references
0.7077198624610901
0 references
0.7032307386398315
0 references
0.6940825581550598
0 references
