An Algebraic Model of Fault-Masking Logic Circuits

DOI10.1109/TC.1983.1676330MaRDI QIDQ3332931zbMATH OpenOpenAlexFDO

Authors Thomas F. Schwab, Stephen S. Yau

Publication date 1983

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1983.1676330

zbMATH Keywords

algebraic model of fault-masking logicFML circuitslogic circuitsreliability analysisvector Boolean algebra

Mathematics Subject Classification ID

Recommendations

• Algebraic analysis of multiple faults in combinational networks
• scientific article; zbMATH DE number 3924683
• scientific article; zbMATH DE number 2095535
• scientific article; zbMATH DE number 1189029
• On the design of reliable Boolean circuits that contain partially unreliable gates

Cited in

(3)

• Fault-tolerant systems with concurrent error-locating capability
• scientific article; zbMATH DE number 5967673 (Why is no real title available?)
• scientific article; zbMATH DE number 1487636 (Why is no real title available?)

This page was built for publication: An Algebraic Model of Fault-Masking Logic Circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3332931)