Modelling a subclass of CMOS circuits using a process algebra
From MaRDI portal
Recommendations
- scientific article; zbMATH DE number 4201658
- New algebraic methods for modelling large‐scale integrated circuits
- scientific article; zbMATH DE number 58311
- Modelling of source-coupled logic gates
- scientific article; zbMATH DE number 1107561
- Algebraic models of microprocessors architecture and organisation
- Algebraic models of behaviour and correctness of SMT and CMT processors
- An Algebraic Model of Fault-Masking Logic Circuits
- Algebraic models of correctness for microprocessors
Cited in
(5)- Asynchronous simulation of CMOS structures at switch level by logical programming
- scientific article; zbMATH DE number 5967673 (Why is no real title available?)
- scientific article; zbMATH DE number 3959288 (Why is no real title available?)
- scientific article; zbMATH DE number 4045666 (Why is no real title available?)
- New algebraic methods for modelling large‐scale integrated circuits
This page was built for publication: Modelling a subclass of CMOS circuits using a process algebra
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4494120)