An automatic mapping from statecharts to Verilog

DOI10.1007/978-3-540-31862-0_15MaRDI QIDQ5709967zbMATH OpenOpenAlexFDO

Authors V. A. Tran, Shengchao Qin, Wei-Ngan Chin

Publication date 30 November 2005

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/b107116

Mathematics Subject Classification ID

Computer system organization (68M99) Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• scientific article; zbMATH DE number 1544531
• Automatic verification of a behavioural subset of UML statechart diagrams using the SPIN model-checker
• Statecharts: a visual formalism for complex systems
• Statecharts to specify the control of automated manufacturing systems
• Formal verification of STATEMATE-statecharts

This page was built for publication: An automatic mapping from statecharts to Verilog

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5709967)