An optimised dynamic bottleneck dispatching policy for semiconductor wafer fabrication

DOI10.1080/00207540701805638MaRDI QIDQ3055433zbMATH OpenOpenAlexFDO

Authors Huai Zhang, Zhibin Jiang, Chengtao Guo

Publication date 7 November 2010

Published in International Journal of Production Research (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/00207540701805638

zbMATH Keywords

dynamic bottleneck dispatching (DBD)response surface methodology (RSM)semiconductor wafer fabrication system (SWFS)simulation optimisation

Mathematics Subject Classification ID

Deterministic scheduling theory in operations research (90B35) Case-oriented studies in operations research (90B90)

Recommendations

• Dynamic state-dependent dispatching for wafer fabrication
• Dynamic Release Control Policy for the Semiconductor Wafer Fabrication Lines
• Multiple-objective scheduling and real-time dispatching for the semiconductor manufacturing system
• A simulation study of new multi-objective composite dispatching rules, CONWIP, and push lot release in semiconductor fabrication
• A dynamic WIP control strategy for bottlenecks in a wafer fabrication system

Cites work

• Simultaneous job input sequencing and vehicle dispatching in a single-vehicle automated guided vehicle system: a heuristic branch-and-bound approach coupled with a discrete events simulation model

Cited in

(12)

• Rule-based scheduling in wafer fabrication with due date-based objectives
• Simulation analysis of dispatching rules for an automated interbay material handling system in wafer fab
• A dynamic WIP control strategy for bottlenecks in a wafer fabrication system
• Simulation study of a bottleneck-based dispatching policy for a maintenance workforce
• A rework-based dispatching algorithm for module process in TFT-LCD manufacture
• Dynamic Release Control Policy for the Semiconductor Wafer Fabrication Lines
• Allocation of Chips to Wafers in a Production Problem of Semiconductor Kits
• Modelling and analysis of wafer fabrication scheduling via generalized stochastic Petri net and simulated annealing
• Comparison and evaluation of lot-to-order matching policies for a semiconductor assembly and test facility
• Job order releasing and throughput planning for multi-priority orders in wafer fabs
• Dynamic state-dependent dispatching for wafer fabrication
• Semiconductor lot allocation using robust optimization

This page was built for publication: An optimised dynamic bottleneck dispatching policy for semiconductor wafer fabrication

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3055433)