Architecture-independent loop parallelisation

MaRDI QIDQ4485689zbMATH OpenFDO

Authors R. C. Calinescu

Publication date 18 June 2000

zbMATH Keywords

architecture-independent loop parallelizationbulk-synchronous parallel model

Mathematics Subject Classification ID

Research exposition (monographs, survey articles) pertaining to computer science (68-02) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Other programming paradigms (object-oriented, sequential, concurrent, automatic, etc.) (68N19) Theory of compilers and interpreters (68N20) Modes of computation (nondeterministic, parallel, interactive, probabilistic, etc.) (68Q10) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)

Review text

The distinguished Dissertation by R. C. Calinescu addresses the automatic parallelization of regular loop computations involving dense data structures. An extensive collection of parallelization techniques is presented for template-matching scheduling of loop computations using the BSP-model as target platform. The two types of loop nest parallelization techniques of 1. template-matching and 2. automatic parallelization techniques are addressed in this work in Chapters 5 (40 pages) and 6 (23 pages). Their exposition uses almost half of the work, which is organized in 9 chapters and 4 appendices, of which we list only the titles: 1. Introduction, 2. Bulk-synchronous parallel model 5, 3. Data dependence analysis and code transformation, 13, 4. Communication overheads in loop nest scheduling, 23, 5. Template-matching parallelization, 43, 6. Generic loop nest parallelization, 85, 7. A strategie and a tool for architecture-independent loop parallelization, 109, 8. The effectiveness of architecture-independent loop parallelization, 125, 9. Conclusion, 139, Appendix A. Theorem proofs, 145, Appendix B. Syntax of the BSPscheduler input language, 151, Appendix C. Syntax of the BSPscheduler output language, 155, Appendix D. Automatically generated code for example 7.5, 157, Bibliography, 161, Index, 171.

Recommendations

• Scheduling Sequential Loops on Parallel Processors
• scientific article; zbMATH DE number 1520614
• On loop transformations of nested loops with affine dependencies
• Loop parallelization algorithms: From parallelism extraction to code generation

Cited in

(9)

• Using loop-level parallelism to parallelize vectorizable programs
• Automatic task generation for the multi-level computing architecture
• scientific article; zbMATH DE number 1262845 (Why is no real title available?)
• scientific article; zbMATH DE number 1079700 (Why is no real title available?)
• scientific article; zbMATH DE number 1953333 (Why is no real title available?)
• scientific article; zbMATH DE number 2090596 (Why is no real title available?)
• Euro-Par 2004 Parallel Processing
• A hardware independent parallel programming model
• Semi-automatic composition of loop transformations for deep parallelism and memory hierarchies

This page was built for publication: Architecture-independent loop parallelisation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4485689)