Automatic Design of Area-Efficient Configurable ASIC Cores

DOI10.1109/TC.2007.1035MaRDI QIDQ4564158zbMATH OpenFDO

Authors Katherine Compton, Scott Hauck

Publication date 12 June 2018

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.2007.1035

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Cited in

(3)

• Automatic design and partitioning of systolic/wavefront arrays for VLSI
• Automatic Generation of Miniaturized Synthetic Proxies for Target Applications to Efficiently Design Multicore Processors
• Practical Automatic Placement for Standard-Cell Integrated Circuits

This page was built for publication: Automatic Design of Area-Efficient Configurable ASIC Cores

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4564158)