Binary programming-based transparency path construction for SoC test access
From MaRDI portal
Recommendations
- High level synthesis for loop-based BIST
- Efficient techniques for automatic verification-oriented test set optimization
- A SIMULATED ANNEALING ALGORITHM FOR SYSTEM-ON-CHIP TEST SCHEDULING WITH, POWER AND PRECEDENCE CONSTRAINTS
- Theory of transparent BIST for RAMs
- Two level core test compression based on partial test vector reuse and VRL coding
This page was built for publication: Binary programming-based transparency path construction for SoC test access
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5453256)