Bit-Width Optimization by Divide-and-Conquer for Fixed-Point Digital Signal Processing Systems

DOI10.1109/TC.2015.2394469MaRDI QIDQ2985762zbMATH OpenOpenAlexFDO

Authors Jaeyong Chung, Lok-Won Kim

Publication date 16 May 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2015.2394469

Mathematics Subject Classification ID

Graph theory (including graph drawing) in computer science (68R10) Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Recommendations

• Integer linear programming-based bit-level optimization for high-speed FIR decimation filter architectures
• An Optimization Approach to Single-Bit Quantization
• Optimal index-bit allocation for dynamic post-correction of analog-to-digital converters
• On computational aspects of certain optimal digital signal processing algorithms
• A Bit-Width Optimization Methodology for Polynomial-Based Function Evaluation
• Fast and efficient bit-level precision tuning
• Fixed-Point Analysis and Parameter Optimization of the Radix-<formula formulatype="inline"><tex Notation="TeX">$2^{k}$</tex> </formula> Pipelined FFT Processor
• Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers

Cited in

(1)

• A Bit-Scaling Algorithm for Integer Feasibility in UTVPI Constraints

This page was built for publication: Bit-Width Optimization by Divide-and-Conquer for Fixed-Point Digital Signal Processing Systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2985762)