Bit-level two's complement matrix multiplication

DOI10.1016/S0167-9260(02)00020-2MaRDI QIDQ4788454zbMATH OpenOpenAlexFDO

Authors Radhika S. Grover, Weijia Shang, Qiang Li

Publication date 22 January 2003

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(02)00020-2

zbMATH Keywords

matrix multiplicationreconfigurable computingbit-levelmapping algorithms to hardware

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• A 16-bit by 16-bit MAC design using fast 5:3 compressor cells
• A two-layered mesh array for matrix multiplication
• A new design technique for column compression multipliers
• Algorithms for Iterative Array Multiplication
• An even faster systolic array for matrix multiplication

Cited in

(1)

• A 16-bit by 16-bit MAC design using fast 5:3 compressor cells

This page was built for publication: Bit-level two's complement matrix multiplication

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4788454)