Algorithms for Iterative Array Multiplication

DOI10.1109/TC.1986.1676822MaRDI QIDQ3721823zbMATH OpenFDO

Authors Shinji Nakamura

Publication date 1986

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.1986.1676822

zbMATH Keywords

five-counterhardware complexityitertive array algorithmsmultiplication speedparallel multiplicationVLSI implementation

Mathematics Subject Classification ID

Analysis of algorithms and problem complexity (68Q25) Cellular automata (computational aspects) (68Q80)

Recommendations

• High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree
• Parallel algorithms for addition and multiplication on processor arrays with reconfigurable bus systems
• A systolic, linear-array multiplier for a class of right-shift algorithms
• scientific article; zbMATH DE number 3890726
• scientific article; zbMATH DE number 3856402

Cited in

(10)

• Parallel algorithms for addition and multiplication on processor arrays with reconfigurable bus systems
• scientific article; zbMATH DE number 4203715 (Why is no real title available?)
• Algorithms for the Multiplication Table Problem
• High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree
• Multiplication/ division/ square root module for massively parallel computers
• scientific article; zbMATH DE number 2080867 (Why is no real title available?)
• Instruction sequences expressing multiplication algorithms
• Bit-level two's complement matrix multiplication
• scientific article; zbMATH DE number 1882357 (Why is no real title available?)
• Iterative Arrays ror Radix Conversion

This page was built for publication: Algorithms for Iterative Array Multiplication

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3721823)