scientific article; zbMATH DE number 3890726

zbMATH Open0558.68034MaRDI QIDQ3347290FDOQ3347290

Authors: V. K. Murthy 

Publication date: 1984

Title of this publication is not available (Why is that?)

Recommendations

• VLSI systems for band matrix multiplication
• scientific article; zbMATH DE number 125172
• Modular matrix computations on multi-linear VLSI arrays
• Area-time tradeoff for rectangular matrix multiplication in VLSI models
• Optimal matrix multiplication on fault-tolerant VLSI arrays
• A matrix multiplier
• Multiplexer-based array multipliers
• A Robust Matrix-Multiplication Array
• The Design of Easily Testable VLSI Array Multipliers
• An Array Layout Methodology for VLSI Circuits

zbMATH Keywords

parallel algorithmmatrix multiplicationVLSI algorithm

Mathematics Subject Classification ID

Analysis of algorithms and problem complexity (68Q25) Algorithms in computer science (68W99)

Cited In (5)

• Algorithms for Iterative Array Multiplication
• Title not available (Why is that?)
• Charge-mode parallel architecture for vector-matrix multiplication
• High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree
• Title not available (Why is that?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3347290)