Checkfence

swMATH9939MaRDI QIDQ21918FDOQ21918

Author name not available (Why is that?)

Official website: http://checkfence.sourceforge.net/

Cited In (28)

• Model checking concurrent programs
• Effective Program Verification for Relaxed Memory Models
• Software Transactional Memory on Relaxed Memory Models
• Stateless model checking for TSO and PSO
• Deciding Robustness against Total Store Ordering
• Symbolic predictive analysis for concurrent programs
• Exploiting step semantics for efficient bounded model checking of asynchronous systems
• Formalising Java’s Data Race Free Guarantee
• Software verification for weak memory via program transformation
• Memory model sensitive bytecode verification
• Verification of STM on relaxed memory models
• Partition consistency. A case study in modeling systems with weak memory consistency and proving correctness of their implementations
• On automation in the verification of software barriers: experience report
• A high-level semantics for program execution under total store order memory
• Atomizer
• Velodrome
• Memorax
• SingleTrack
• UMM
• Java Grande
• Lazy-CSeq
• Weak2SC
• Antichains
• CHESS
• Sound and complete monitoring of sequential consistency for relaxed memory models
• Model checking transactional memories
• Verification of Concurrent Programs on Weak Memory Models
• Counter-Example Guided Fence Insertion under TSO

This page was built for software: Checkfence