Memory model sensitive bytecode verification

DOI10.1007/s10703-007-0041-6zbMath1131.68061OpenAlexW2122602877MaRDI QIDQ2461564

Thuan Quang Huynh, Abhik Roychoudhury

Publication date: 28 November 2007

Published in: Formal Methods in System Design (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s10703-007-0041-6

zbMATH Keywords

Bytecode verificationSoftware model checkingProgramming language memory models

Mathematics Subject Classification ID

Theory of programming languages (68N15) Specification and verification (program logics, model checking, etc.) (68Q60)

Related Items (1)

Sound and Complete Monitoring of Sequential Consistency for Relaxed Memory Models

Uses Software

• Checkfence

Cites Work

• Exploiting object escape and locking information in partial-order reductions for concurrent object-oriented programs
• Maximal Flow Through a Network
• How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs
• The Java memory model
• Computer Aided Verification
• Unnamed Item
• Unnamed Item

This page was built for publication: Memory model sensitive bytecode verification