Concurrent Error Detection in Finite-Field Arithmetic Operations Using Pipelined and Systolic Architectures

DOI10.1109/TC.2009.62MaRDI QIDQ4974884zbMATH OpenOpenAlexFDO

Authors Siavash Bayat Sarmadi, M. Anwar Hasan

Publication date 8 August 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2009.62

Mathematics Subject Classification ID

Finite fields and commutative rings (number-theoretic aspects) (11T99) Computational number theory (11Y99) Numerical algorithms for computer arithmetic, etc. (65Y04)

Cited in

(2)

• Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation
• scientific article; zbMATH DE number 148332 (Why is no real title available?)

This page was built for publication: Concurrent Error Detection in Finite-Field Arithmetic Operations Using Pipelined and Systolic Architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4974884)