Conditional-Sum Early Completion Adder Logic

DOI10.1109/TC.1980.1675663MaRDI QIDQ3880772zbMATH OpenFDO

Authors Norman M. Martin, Stephen P. Hufnagel

Publication date 1980

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.1980.1675663

zbMATH Keywords

computer arithmeticconditional-sum adderhigh speed adder

Mathematics Subject Classification ID

Analysis of algorithms and problem complexity (68Q25)

Recommendations

• scientific article; zbMATH DE number 4057452
• scientific article; zbMATH DE number 3976938
• Statistical carry lookahead adders
• Faster carry bit computation for adder circuits with prescribed arrival times
• A Way to Build Efficient Carry-Skip Adders

Cited in

(1)

• Pipelined adders

This page was built for publication: Conditional-Sum Early Completion Adder Logic

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3880772)