Controllable delay-insensitive processes

MaRDI QIDQ5295513zbMATH OpenFDO

Authors Mark B. Josephs, Hemangee K. Kapoor

Publication date 30 July 2007

zbMATH Keywords

controllabilityfactorisationprocess algebrarefinementreflectiontesting

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)

Recommendations

• scientific article; zbMATH DE number 1438577
• A formal approach to designing delay-insensitive circuits
• scientific article; zbMATH DE number 177530
• scientific article; zbMATH DE number 1303999
• scientific article; zbMATH DE number 177245

Cited in

(6)

• Modelling and verification of delay-insensitive circuits using CCS and the concurrency workbench
• Anytime Control Using Input Sequences With Markovian Processor Availability
• Exploitation of time delays for improved process control
• An algebraic theory of interface automata
• scientific article; zbMATH DE number 177530 (Why is no real title available?)
• scientific article; zbMATH DE number 1438577 (Why is no real title available?)

This page was built for publication: Controllable delay-insensitive processes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5295513)