Correct hardware synthesis

DOI10.1007/S00236-011-0142-YMaRDI QIDQ766178zbMATH OpenOpenAlexFDO

Authors Augusto Sampaio, Juliano Iyoda, Juan Perna, Jim Woodcock

Publication date 23 March 2012

Published in Acta Informatica (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s00236-011-0142-y

Mathematics Subject Classification ID

Theory of programming languages (68N15) Theory of compilers and interpreters (68N20) Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• Publication:4942020
• Mechanised wire-wise verification of Handel-C synthesis
• Geometry of synthesis: a structured approach to VLSI design
• scientific article; zbMATH DE number 1852161
• Mechanised wire-wise verification of Handel-C synthesis

Cites work

• scientific article; zbMATH DE number 3574936 (Why is no real title available?)
• scientific article; zbMATH DE number 578229 (Why is no real title available?)
• scientific article; zbMATH DE number 605917 (Why is no real title available?)
• scientific article; zbMATH DE number 1181371 (Why is no real title available?)
• scientific article; zbMATH DE number 1949597 (Why is no real title available?)
• scientific article; zbMATH DE number 1748069 (Why is no real title available?)
• A Theory of Pointers for the UTP
• A constructive approach to hardware/software partitioning
• A demonstrably correct compiler
• An algebraic approach to compiler design
• An algebraic approach to the VERILOG programming.
• An algebraic approach to the design of compilers for object-oriented languages
• Compiler specification and verification
• Normal form approach to compiler design
• The laws of Occam programming
• Unifying theories for logic programming
• Verified bytecode verifiers.

Cited in

(8)

• Geometry of synthesis. IV: Compiling affine recursion into static hardware
• An approach to the specification and verification of a hardware compilation scheme
• scientific article; zbMATH DE number 1941138 (Why is no real title available?)
• Mechanised wire-wise verification of Handel-C synthesis
• scientific article; zbMATH DE number 1418462 (Why is no real title available?)
• Mechanised wire-wise verification of Handel-C synthesis
• scientific article; zbMATH DE number 1852161 (Why is no real title available?)
• Geometry of synthesis. II: From games to delay-insensitive circuits

Describes a project that uses

Uses Software

• Z

This page was built for publication: Correct hardware synthesis

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q766178)