Design and Analysis of Efficient Maximum/Minimum Circuits for Stochastic Computing
From MaRDI portal
Cited in
(4)- Fast and Efficient Circuit Topologies forFinding the Maximum of n k-Bit Numbers
- Stochastic Analysis of Deep-Submicrometer CMOS Process for Reliable Circuits Designs
- Circuit Optimization via Sequential Computer Experiments: Design of an Output Buffer
- scientific article; zbMATH DE number 1046427 (Why is no real title available?)
This page was built for publication: Design and Analysis of Efficient Maximum/Minimum Circuits for Stochastic Computing
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5125875)