Design and Analysis of Efficient Maximum/Minimum Circuits for Stochastic Computing

DOI10.1109/TC.2019.2949779MaRDI QIDQ5125875zbMATH OpenOpenAlexFDO

Authors Michael Lunglmayr, Daniel Wiesinger, Werner Haselmayr

Publication date 2 October 2020

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://arxiv.org/abs/1807.06966

Mathematics Subject Classification ID

Computer science (68-XX)

Cited in

(4)

• Circuit Optimization via Sequential Computer Experiments: Design of an Output Buffer
• scientific article; zbMATH DE number 1046427 (Why is no real title available?)
• Stochastic Analysis of Deep-Submicrometer CMOS Process for Reliable Circuits Designs
• Fast and Efficient Circuit Topologies forFinding the Maximum of n k-Bit Numbers

This page was built for publication: Design and Analysis of Efficient Maximum/Minimum Circuits for Stochastic Computing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5125875)