Design of CMOS low-power pre-settable edge-triggered flip-flop based on multithreshold technique

MaRDI QIDQ5754417zbMATH OpenFDO

Authors Ji Zhong Shen, Hua Jun Zhang, Huixi Zhang

Publication date 22 August 2007

zbMATH Keywords

leakage currentVLSI

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 2019777
• On optimal flip-flop grouping for VLSI power minimization
• Modeling leakage power reduction in VLSI as optimization problems
• Low power high-speed multithreshold voltage CMOS bus architectures
• scientific article; zbMATH DE number 964559

Cited in

(3)

• Modeling leakage power reduction in VLSI as optimization problems
• Low power high-speed multithreshold voltage CMOS bus architectures
• scientific article; zbMATH DE number 2019777 (Why is no real title available?)

This page was built for publication: Design of CMOS low-power pre-settable edge-triggered flip-flop based on multithreshold technique

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5754417)