Detecting I/O and Internal Feedback Bridging Faults

DOI10.1109/TC.1985.5009408MaRDI QIDQ3684049zbMATH OpenFDO

Authors Shiyi Xu, S. Y. H. Su

Publication date 1985

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.1985.5009408

zbMATH Keywords

circuit with feedback bridgingscombinational networkfault detectionoscillationshort circuitsstable sequential behaviortesting of bridging faultstwo-state sequential machine modelVLSI

Mathematics Subject Classification ID

Recommendations

• A systematic technique for detecting and locating bridging and stuck-at faults in I/O pins of LSI/VLSI chips
• scientific article; zbMATH DE number 4081471
• Stuck-At Fault Tests in the Presence of Undetectable Bridging Faults
• A Practical Approach to Fault Simulation and Test Generation for Bridging Faults
• Friedman's question: Detectability of bridging faults in irredundant computational logic networks

Cited in

(3)

• A systematic technique for detecting and locating bridging and stuck-at faults in I/O pins of LSI/VLSI chips
• A fast method for identifying global feedback lines
• scientific article; zbMATH DE number 4081471 (Why is no real title available?)

This page was built for publication: Detecting I/O and Internal Feedback Bridging Faults

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3684049)