A Practical Approach to Fault Simulation and Test Generation for Bridging Faults

DOI10.1109/TC.1985.1676604MaRDI QIDQ3690753zbMATH OpenOpenAlexFDO

Authors Miron Abramovici, Premachandran R. Menon

Publication date 1985

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1985.1676604

zbMATH Keywords

combinational circuitscombinational testingfault detectionfeedbackunrestricted bridging faults

Mathematics Subject Classification ID

Recommendations

• Simulation and generation of IDDQ tests for bridging faults in combinational circuits
• Complete test-set generation for bridging faults in combinational-logic circuits
• Stuck-At Fault Tests in the Presence of Undetectable Bridging Faults
• Boolean and Pseudo-Boolean Test Generation for Feedback Bridging Faults
• An efficient algorithm for single and multiple fault test sets generation
• Generation of high quality tests for robustly untestable path delay faults
• scientific article; zbMATH DE number 4081471

Cited in

(5)

• Complete test-set generation for bridging faults in combinational-logic circuits
• Stuck-At Fault Tests in the Presence of Undetectable Bridging Faults
• Detecting I/O and Internal Feedback Bridging Faults
• scientific article; zbMATH DE number 4081471 (Why is no real title available?)
• Simulation and generation of IDDQ tests for bridging faults in combinational circuits

This page was built for publication: A Practical Approach to Fault Simulation and Test Generation for Bridging Faults

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3690753)